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FOREWORD
This report is a technical summary presenting the results of a study
by the Electrical Engineering Department, Auburn University, under the
auspices of the Engineering Experiment Station toward fulfillment of the
requirements of NASA Contract NAS8-26193. The report describes studies
made concerning "Frequency Stabilization and Modulation Techniques for
High Frequency and High Data Rate Telecommunication".
Part II of the report presented herein describes a digital mixing
technique investigated for its possible application in digital telemetry
systems. Part I of the report presented under separate cover describes
a stable, linear frequency modulated oscillator with dc response designed
to accept analog, digital or television signals.
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ABSTRACT
This report describes an experimental study made to determine the
characteristic response of D flip-flop digital logic units used as mixing
devices for telemetry applications. The study indicated that the D flip-
flop performs the mixing operation under a variety of input frequency
conditions. The output signal is a rectangular wave whose long term
average frequency is the desired difference frequency. The output signal
contains frequency jitter which is a function of the relationship between
the two input frequencies. The seriousness of the jitter depends on the
application desired.
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A DIGITAL MIXER
W. P. Albritton
I. INTRODUCTION
A study was carried out to determine the salient characteristics of
D flip-flop digital logic units used as a mixing device. Since, at this
stage, only preliminary information was desired, the effort was confined
to a case oriented hardware study rather than to an elaborate mathe-
matical treatment.
II. THE DIGITAL MIXER
The device used as a mixer was the Fairchild TTL/SSI 7474 dual D
flip-flop. The dip pack used showing pin locations and function identifi-
cation is shown in Figure 1.
Clock triggering of data on D input for the 7474 occurs on the pos-
itive edge of the incoming clock pulse. Typical supply voltage and logic
level voltage is +5V. Typical clock frequency is 25 MHz. For these experi-
ments the clock frequency is restricted to the range of 1 to 20 kHz.
The output frequency, f , is a function of the input frequencies on
the D input line and the clock input line. The D input frequency, fD
should be greater than the clock input frequency, fC, in order to obtain
useful frequency difference information at the output. Figure 2 indicates
the required frequency input relationships. Note that the useful range,
for the differencing operation of the output frequency, fQ, is from zero
to 1/2 fC. 1
21 E: RD1 vcc 14
2 E D1 % 2 13
3 E Cpl D2 12
4 E s 7474 c p2 11
61 2E: I 1 D2 10
6 F_ Q2, 9
7 GND Q2 8
Figure 1 Pin connections of the Fairchild TTL/SSI 7474 dual D flip-flop.
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fc
2
fI
NfC NfC+fl (N+) fC fD
Figure 2 The required frequency relationships.
4For
N = 1 fD = fC + fl
fD- f =fQ < 1/2 fC
fC + f - fC = f 1 f, 1/2 fC
There are many combinations of input frequencies which can be
applied to the input lines. An examination of the stability and period
characteristics of f is carried out by making case studies. Also, a
correlation is suspected between the stability of fQ in frequency and
the relationship between fD and fC"
To obtain the different frequencies to apply to the inputs of the
mixer, a TTL/MSI 7490 decade counter is used to count down .a reference
clock.
Case 1: Let fD/fC be a rational number and fCLbe the reference clock
frequency. If fD = fCL/8 and fC = fCL/10 then fD/fC = 1.25. Figure 3
shows the connections for this case.
The divide by 10 function is obtained by connecting the 7490 as
shown in Figure 4. The output of this device is labeled fC in Figure
5(a). The 7490 is a negative-edge-triggered device.
The divide by 8 function was obtained using two 7474 dual D flip-
flops employing both flip-flops of the first chip and one of the second.
The connections are shown in Figure 6.
The divide by 8 and divide by 10 are shown relative to the clock
in Figure 5(a). The output fQ is shown relative to fD and fC in
Figure 5(b). Calculations describing Figure 5(b) are shown below.
REFER- fCL 7490 fD
ENCE CL8 7474
CLOCK
7490 fc
Figure 3 Test circuit for Case i.
INPUT
1 CPBD CPA  14
2 I R (1) NC -13
3 E 0 (2) A 12 OUTPUT
4 E NC QD 11
5 VCC GND 1 10
6 R (1) B 9
E R (2) Q c  8
Figure 4 The TTL/MSI 7490 decade counter connections for divide by
10 mode.
fD/8
fCL
fC/10
Figure 5(a) Divide by 8 and 10 waveforms.
D
fQ
Figure 5(b) Output wave form of f relative to fC and fD
87474 7474
2 D 1 2 D1
INPUT 3 Cpl D2 123 CP
CP2
Q2 8
fD
Note: Pins 1 and 14 should be connected to assure high on
pin 1 even though TTL voltage level goes high when
unconnected.
Figure 6 Two 7474 flip-flops connected to provide divide by 8, 4 and
2 functions.
9fD = fCL/8 = 10fc/8 = 1.25fc
fC = fCL/10
fQ = fD -fC = 1.25fc -fc = .25fc
TQ = 1/fQ = 1/.25fc = 4TC
Notice that TQ is equal to 4TC in Figure 5(b).
Case 2: fD/fC = (fCL/9)/(fCL/10) = 1.111 ''.
The divide by 10 connections shown in Figure 4 using the 7490 are used
in this case as the fC input to the mixer.
The divide by 9 function is achieved with the 7490 by connecting
pins 11 and 12 to reset pins 2 and 3. Notice the BCD count sequence
in Figure 7(a). The rest of the connections are shown in Figure 8.
When QD and QA go high on the ninth count, the counter is reset
and the nine count is resumed.
The circuit under test is shown in Figure 9. In Figure 10(a), the
two input frequencies are shown relative to the reference clock. In
Figure 10(b), the two input frequencies are also shown along with fQ,
the output of the mixer.
The following calculations describe the pictures of Figure 10.
fD = fCL/ = 10fC/9 = 1.1lll'fC
C = fCL/10
f = f'D -fc = 1.111 .*..f 
-f C = .111.f
TQ = 1/fQ = 1/ lll'.fC ) = 9.009 T C
Notice TQ is approximately 9TC.
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OUTPUT
COUNTCOUNT D Q B QA
0 L L L L
1 L L L H
2 L L H L
3 L L H H
4 L H L L
5 L H L H
6 L H H L
7 L H H H
8 H L L L
9 H L L H
Figure 7(a). Count Sequence of Decade Counter.
OUTPUT
R0 (1) RO(2) Rg(1) Rg(2) QD QC QB QA
H H L X L L L L
H H X L L L L L
X X H H H L L H
X L X L COUNT
L X L X COUNT
L X X L COUNT
X L L X COUNT
Figure 7(b). Reset Truth Table.
INPUT
1 CPBD CPA 1
2 R(1) NC 13
3 Ro(2) QA 12
4 NC 11 OUTPUT f
5 Vcc GND 10
6 R(1) QB
7 Rg(2) QC 8
Figure 8 Connections for a divide by 9 mode.
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REFER-
ENCE .9
CLOCK
Q
F10
Figure 9 The circuit for Case 2.
13
f /10
fCL
Figure 10(a) The divide by 9 wave forms showing the two input frequencies
relative to the reference clock frequency.
fD
fC
Figure 10(b) Output fQ relative to C and fD
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Case 3: fD/fC = (fCL/3)/(fCL/h) = 1.333"'.
To obtain a divide by three, the 7490 decade counter was used. The
reset pins 2 and 3 were connected to pins 9 and 12 as shown in Figure 11.
Observe in Figure 7(a) the logic levels of QB and QA on the third count.
On the third count the reset pins go high and reset the counterand the
three count is resumed.
The divide by four function is obtained by using two D flip-flops
as shown in Figure 6. The third D flip-flop is not used and a divide
by four output is taken from pin 9. The connections for this case are
shown in Figure 12. fD' fC' fCL and fQ are shown in Figure 13(a) and
(b). Calculations describing the events in Figure 13(b) are as follows
fD = fCL/3 = 4fc/3 = 1.333.'fc
fC = fCL/4
fQ = fD -fC = 1.333*-*fc 
-fC = .333**.fC
T = 1/fQ = 3TC Notice in Figure 13(b) that
T is = 3TC
Case 4: fD/fC = (fCL/7)/(fCL/9): = 1.2857142. The divide by 9
connections are shown in Figure 8.
In Figure 7(a) notice the QB and QA columns on count 6 and 7. The
diode is attached between pins 9 and 12, QB and QA respectively. Then
pin 9 is connected to pin 2 (reset). The QC output on pin 8 is connected
to the other reset, pin 3. Notice that during the sixth count the diode
holds QB low, so there is no reset. On the seventh count QC' QB and QA
are high so there is a reset condition and the seven count is established.
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INPUT
1 CPBD CA 14
2 R (1)
3 R(2) QA 2
OUTPUT fQ
6 R 9(1)
7 Rg (2)
Figure 11 Connections of the 7490 for divide by 3 mode.
16
REFER-
ENCE "3 7474
CLOCK
C
Figure 12 Test circuit for Case 3.
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fD/3
fCL
Figure 13(a) Divide by 3 and divide by 4 waveforms.
fQ
fD
fc
Figure 13(b) Output f relative to fc and fD'
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The Divide by 7 connections are shown in Figure 14. The overall
circuit connections are shown in Figure 15.
The inputs and output are shown in Figure 16(a) and (b). Notice
the two quasi periods of fQ, T1 and T2, that when averaged equals the
T calculated in the following equations
fD= fCL/7 = 9fC/7 = 1.285714 2fc
fc = fCL/9
fQ = fD -fc = 1.2857142 -fc = .2857142fc
TQ = l/f = 1/.2 85714 2fc = 3.50000TC
T = 3TC ; T2 = 4TC
T 7TC/2 = 3
.5TC
Case 5: fD/fC (fCL/7)/(fCL/10) = 1.4285714: The divide by 10
function is achieved with the connections shown in Figure 4. The divide
by 7 is shown in Figure 14. The overall circuit is shown in Figure 17.
Refer to Figure 18(a) and (b) for the.inputs and output of the mixer.
The calculations necessary to describe the pictures are as follows.
fD = fCL/7 = 10fC/7 = 1.4285714fc
fc = fCL/10
fQ = fD -f = 1.4285714 fc -fc = .428 5714 fc
TQ = 1/fQ = 1/.4285714 = 2.3333**.T C
In Figure 18(b), notice that T1 , T2, and T3, when averaged, equals
the predicted period TQ relative to TC .
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1 CBD 1 INPUT
2 Ro(1)
3 Ro(2) QA 12
OUTPUT7 R (2) Q 8
Figure 14 The 7490 connections for divide by 7 mode.
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REFER-
ENCE7
CLOCK
C
F9
Figure 15 Test circuit for Case 4.
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f
CL
f,/9
fD/7
Figure 16(a) Divide by 7 and divide by 9 waveforms.
fD
fc
f Q
Figure 16(b) Output fQ relative to fc and fD"
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REFER-
ENCE
CLOCK
r for c
C
710
Figure 17 Test circuit for Case 5.
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if/7
fCL
f/10
Figure 18(a) Divide by 7 and divide by 10 waveforms relative to clock
waveforms.
fc
f
fD
Figure 18(b) Output fQ relative to fc and fD"
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It was of interest to know how much of the spectral content of the
output waveform was at frequency fQ relative to the other components.
A calculation of the Fourier series amplitudes yields the desired in-
formation. The Fourier analysis is performed on the inverted output of
fQ which is fq. See Figure 19 for the waveform and Figure 20 for the
frequency spectrum.
-4To
Ao 2 f V(t)dt + f V(t)dt
14
AO = 231(V) V6  -4(v)
724M 03(V)
TN 7v
S -.126(V) V10= .2189(V)
-4T
AN  T V o f
1 V -. 2(V)
iT
25
V(t)
-7To -6To -4To -2To 2To 4To 6To ' 7To
1-4 14 14 1 14 14 14 14
i o To
Figure 19 One period T0 of the inverted output of fQ.
.6
V
00
0 5 10 15
f
Figure 20 Calculated frequency spectrum of the waveform of V(t) in
Figure 19.
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Case 6: Using two independent pulse generators for inputs fD and
fC' with fD being greater than fC"
In the synchronous case the overall period was found by averaging
the quasi periods. The output of the mixer was predictable due to the
fact that the input frequencies were synchronized with a common clock.
When two inputs to the mixer have no direct relation to a common
clock, or to each other, the output frequency of the mixer is unpre-
dictable. The independent phase relations are continuously drifting in
relation to each other mainly because of the frequency instability in each
generator. Since the mixer is purely combinational logic, its output
is a direct function of its inputs. So the output frequency shifts
according to the phase relation at the input.
The spectral analysis of the output would have a major component at
the correct frequency as predicted by fD -fC, but this would move on the
frequency axis in relation to fD and fC'
On an oscilloscope the changes in frequency on the mixer output
are observed as time jitter in the low-to-high and high-to-low transitions.
See Figure 21.
III. CONCLUSIONS
The case studies outlined above indicated that the D flip-flop does
perform the mixing operation under a variety of input frequency conditions.
The output signal, however, is not a square wave at the desired difference
frequency. It is, rather, a rectangular wave whose long term average
frequency is the desired difference frequency.
What this means is that the output contains frequency jitter. The
amount of jitter and the spectral properties of the jitter will be a
28
v(t)
jitter
Figure 21 Jitter as seen in the time domain.
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function of the relationship between the two input frequencies.
For a fixed relationship between the two input frequencies the jitter
should be a deterministic quantity, describable in terms of the determinis-
tic inputs. A possible exception to this would be a case where the ratio
of the two input frequencies was an irrational number.
For a random relationship between input frequencies, such as would
be the case when one input frequency contained signal information, the
jitter would be random. It would therefore have to be described in
statistical terms.
The effect of the jitter produced by the mixing operation would depend
on the application. In a phase-locked loop, with the usual low-pass filter
following the phase detector, the jitter might be a surmountable problem.
That might require, however, an unduly long time-constant in the low-pass
filter with attendant loss in loop response speed.
Each different application would present its own special set of
difficulties.
It is clear that a D flip-flop mixer would be an additional source
of phase jitter which would not be present if other mixing techniques
were employed. The seriousness of the added jitter would depend on the
application at hand.
